

# 8. Instruction Set Reference

NII51017-7.1.0

#### Introduction

This section introduces the Nios<sup>®</sup> II instruction-word format and provides a detailed reference of the Nios II instruction set. This chapter contains the following sections:

- "Word Formats" on page 8–1
- "Instruction Opcodes" on page 8–4
- "Assembler Pseudo-instructions" on page 8–6
- "Assembler Macros" on page 8–7
- "Instruction Set Reference" on page 8–8

# **Word Formats**

There are three types of Nios II instruction word format: I-type, R-type, and J-type.

#### **I-Type**

The defining characteristic of the I-type instruction-word format is that it contains an immediate value embedded within the instruction word. I-type instructions words contain:

- A 6-bit opcode field OP
- Two 5-bit register fields A and B
- A 16 bit immediate data field IMM16

In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons.

I-type instructions include arithmetic and logical operations such as addi and andi; branch operations; load and store operations; and cachemanagement operations.

The I-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2 1	0
		Α					В									IN	1M1	6									OF	)	

#### R-Type

The defining characteristic of the R-type instruction-word format is that all arguments and results are specified as registers. R-type instructions contain:

- A 6-bit opcode field OP
- Three 5-bit register fields A, B, and C
- An 11-bit opcode-extension field OPX

In most cases, fields A and B specify the source operands, and field C specifies the destination register. Some R-Type instructions embed a small immediate value in the low-order bits of OPX.

R-type instructions include arithmetic and logical operations such as add and nor; comparison operations such as cmpeq and cmplt; the custom instruction; and other operations that need only register operands.

The R-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С							0	PX								0	Р		

# J-Type

J-type instructions contain:

- A 6-bit opcode field
- A 26-bit immediate data field

The only J-type instruction is call.

The J-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											IMI	ME	026															0	Р		

# Instruction Opcodes

The OP field in the Nios II instruction word specifies the major class of an opcode as shown in Table 8–1 and Table 8–2. Most values of OP are encodings for I-type instructions. One encoding, OP = 0x00, is the J-type instruction call. Another encoding, OP = 0x3a, is used for all R-type instructions, in which case, the OPX field differentiates the instructions. All unused encodings of OP and OPX are reserved.

Table	8–1. OP Encodin	gs							
0P	Instruction	0P	Instruction	(	)P	Instruction		0P	Instruction
0x00	call	0x10	cmplti	0x2	0	cmpeqi	1	0x30	cmpltui
0x01		0x11		0x2	1			0x31	
0x02		0x12		0x2	2		Ì	0x32	custom
0x03	ldbu	0x13		0x2	3	ldbuio		0x33	initd
0x04	addi	0x14	ori	0x2	4	muli	Ì	0x34	orhi
0x05	stb	0x15	stw	0x2	5	stbio	Ì	0x35	stwio
0x06	br	0x16	blt	0x2	6	beq	Ì	0x36	bltu
0x07	ldb	0x17	ldw	0x2	7	ldbio	Ì	0x37	ldwio
0x08	cmpgei	0x18	cmpnei	0x2	8	cmpgeui	Ì	0x38	
0x09		0x19		0x2	9			0x39	
0x0A		0x1A		0x2	Α		Ì	0x3A	R-Type
0x0B	ldhu	0x1B	flushda	0x2	В	ldhuio	Ì	0x3B	flushd
0x0C	andi	0x1C	xori	0x2	C	andhi	Ī	0x3C	xorhi
0x0D	sth	0x1D		0x2	D	sthio	Ī	0x3D	
0x0E	bge	0x1E	bne	0x2	E	bgeu	Ī	0x3E	
0x0F	ldh	0x1F		0x2	F	ldhio	Ì	0x3F	

Table 8	-2. OPX Encodi	ings i	for R-Ty	pe Instructions	•				
ОРХ	Instruction		ОРХ	Instruction		ОРХ	Instruction	0PX	Instruction
0x00			0x10	cmplt		0x20	cmpeq	0x30	cmpltu
0x01	eret		0x11			0x21		0x31	add
0x02	roli		0x12	slli		0x22		0x32	
0x03	rol		0x13	sll		0x23		0x33	
0x04	flushp		0x14			0x24	divu	0x34	break
0x05	ret		0x15			0x25	div	0x35	
0x06	nor		0x16	or		0x26	rdctl	0x36	sync
0x07	mulxuu		0x17	mulxsu		0x27	mul	0x37	
0x08	cmpge		0x18	cmpne		0x28	cmpgeu	0x38	
0x09	bret		0x19			0x29	initi	0x39	sub
0x0A			0x1A	srli		0x2A		0x3A	srai
0x0B	ror		0x1B	srl		0x2B		0x3B	sra
0x0C	flushi		0x1C	nextpc		0x2C		0x3C	
0x0D	jmp		0x1D	callr		0x2D	trap	0x3D	
0x0E	and		0x1E	xor		0x2E	wrctl	0x3E	
0x0F			0x1F	mulxss	1	0x2F		0x3F	

# Assembler Pseudo-instructions

Table 8–3 lists pseudoinstructions available in Nios II assembly language. Pseudoinstructions are used in assembly source code like regular assembly instructions. Each pseudoinstruction is implemented at the machine level using an equivalent instruction. The movia pseudoinstruction is the only exception, being implemented with two instructions. Most pseudoinstructions do not appear in disassembly views of machine code.

Table 8–3. Assembler Pseudoinstr	uctions
Pseudoinstruction	Equivalent Instruction
bgt rA, rB, label	blt rB, rA, label
bgtu rA, rB, label	bltu rB, rA, label
ble rA, rB, label	bge rB, rA, label
bleu rA, rB, label	bgeu rB, rA, label
cmpgt rC, rA, rB	cmplt rC, rB, rA
cmpgti rB, rA, IMMED	cmpgei rB, rA, (IMMED+1)
cmpgtu rC, rA, rB	cmpltu rC, rB, rA
cmpgtui rB, rA, IMMED	cmpgeui rB, rA, (IMMED+1)
cmple rC, rA, rB	cmpge rC, rB, rA
cmplei rB, rA, IMMED	cmplti rB, rA, (IMMED+1)
cmpleu rC, rA, rB	cmpgeu rC, rB, rA
cmpleui rB, rA, IMMED	cmpltui rB, rA, (IMMED+1)
mov rC, rA	add rC, rA, r0
movhi rB, IMMED	orhi rB, r0, IMMED
movi rB, IMMED	addi, rB, r0, IMMED
movia rB, label	orhi rB, r0, %hiadj(label) addi, rB, r0, %lo(label)
movui rB, IMMED	ori rB, r0, IMMED
nop	add r0, r0, r0
subi, rB, rA, IMMED	addi rB, rA, IMMED

# Assembler Macros

The Nios II assembler provides macros to extract halfwords from labels and from 32-bit immediate values. Table 8–4 lists the available macros. These macros return 16-bit signed values or 16-bit unsigned values depending on where they are used. When used with an instruction that requires a 16-bit signed immediate value, these macros return a value ranging from –32768 to 32767. When used with an instruction that requires a 16-bit unsigned immediate value, these macros return a value ranging from 0 to 65535.

Table 8–4. Assemble	r Macros	
Macro	Description	Operation
%lo(immed32)	Extract bits [150] of immed32	immed32 & 0xffff
%hi(immed32)	Extract bits [3116] of immed32	(immed32 >> 16) & 0xffff
%hiadj(immed32)	Extract bits [3116] and adds bit 15 of immed32	((immed32 >> 16) & 0xffff) + ((immed32 >> 15) & 0x1)
%gprel(immed32)	Replace the immed32 address with an offset from the global pointer <sup>(1)</sup>	immed32 –_gp

#### Note to Table 8-4:

(1) See the Application Binary Interface chapter of the Nios II Processor Reference Handbook for more information about global pointers.

# Instruction Set Reference

The following pages list all Nios II instruction mnemonics in alphabetical order. Table  $8\!-\!5$  shows the notation conventions used to describe instruction operation.

Table 8–5. No	tation Conventions
Notation	Meaning
$X \leftarrow Y$	X is written with Y
PC ← X	The program counter (PC) is written with address X; the instruction at X will be the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
IMM <i>n</i>	An <i>n</i> -bit immediate value, embedded in the instruction word
IMMED	An immediate value
X <sub>n</sub>	The $n^{th}$ bit of X, where $n = 0$ is the LSB
X <sub>nm</sub>	Consecutive bits <i>n</i> through <i>m</i> of X
0xNNMM	Hexadecimal notation
X : Y	Bitwise concatenation For example, (0x12 : 0x34) = 0x1234
σ(X)	The value of X after being sign-extended into a full register- sized signed integer
X >> n	The value X after being right-shifted n bit positions
X << n	The value X after being left-shifted n bit positions
X & Y	Bitwise logical AND
X   Y	Bitwise logical OR
X^Y	Bitwise logical XOR
~X	Bitwise logical NOT (one's complement)
Mem8[X]	The byte located in data memory at byte-address X
Mem16[X]	The halfword located in data memory at byte-address X
Mem32[X]	The word located in data memory at byte-address X
label	An address label specified in the assembly file
(signed) rX	The value of rX treated as a signed number
(unsigned) rX	The value of rX, treated as an unsigned number

#### add

Operation:  $rC \leftarrow rA + rB$ Assembler Syntax: add rC, rA, rB

**Example:** add r6, r7, r8

**Description:** Calculates the sum of rA and rB. Stores the result in rC. Used for both signed and

unsigned addition.

#### Usage: Carry Detection (unsigned operands):

Following an add operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.

#### Overflow Detection (signed operands):

An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown below.

```
add rC, rA, rB ; The original add operation xor rD, rC, rA ; Compare signs of sum and rA xor rE, rC, rB ; Compare signs of sum and rB and rD, rD, rE ; Combine comparisons blt rD, r0, label ; Branch if overflow occurred
```

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	31					0					0>	За		

#### ibbs

#### add immediate

Operation:  $rB \leftarrow rA + \sigma \text{ (IMM16)}$ Assembler Syntax: addi rB, rA, IMM16 Example: addi r6, r7, -100

**Description:** Sign-extends the 16-bit immediate value and adds it to the value of rA. Stores the sum

in rB.

#### Usage: Carry Detection (unsigned operands):

Following an addi operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.

```
addi rB, rA, IMM16 ; The original add operation cmpltu rD, rB, rA ; rD is written with the carry bit addi rB, rA, IMM16 ; The original add operation bltu rB, rA, label ; Branch if carry was generated
```

#### Overflow Detection (signed operands):

An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown below.

```
addi rB, rA, IMM16 ; The original add operation xor rC, rB, rA ; Compare signs of sum and rA xorhi rD, rB, IMM16 ; Compare signs of sum and IMM16 and rC, rC, rD ; Combine comparisons blt rC, r0, label ; Branch if overflow occurred
```

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0>	(04		

#### and

# bitwise logical and

**Operation:**  $rC \leftarrow rA \& rB$ 

Assembler Syntax: and rC, rA, rB Example: and r6, r7, r8

**Description:** Calculates the bitwise logical AND of rA and rB and stores the result in rC.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

# andhi

#### bitwise logical and immediate into high halfword

Operation:  $rB \leftarrow rA \& (IMM16:0x0000)$ Assembler Syntax: andhi rB, rA, IMM16 Example: andhi r6, r7, 100

**Description:** Calculates the bitwise logical AND of rA and (IMM16 : 0x0000) and stores the result in

rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

Nios II Processor Reference Handbook

8-12

#### andi

# bitwise logical and immediate

**Operation:**  $rB \leftarrow rA \& (0x0000 : IMM16)$ 

Assembler Syntax: and i rB, rA, IMM16

Example: and r6, r7, 100

**Description:** Calculates the bitwise logical AND of rA and (0x0000 : IMM16) and stores the result in

rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox0c

# beq

#### branch if equal

**Operation:** if (rA == rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else  $PC \leftarrow PC + 4$ 

Assembler Syntax: beq rA, rB, label

Example: beq r6, r7, label

**Description:** If rA == rB, then beq transfers program control to the instruction at label. In the

instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following  $\mathtt{beq}$ . The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0х	26		

# bge

#### branch if greater than or equal signed

**Operation:** if ((signed) rA >= (signed) rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else  $PC \leftarrow PC + 4$ 

Assembler Syntax: bge rA, rB, label

**Example:** bge r6, r7, top\_of\_loop

**Description:** If (signed) rA >= (signed) rB, then bge transfers program control to the instruction at

label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bge. The two least-significant bits of IMM16 are always zero, because instruction addresses must be

word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Α					В										IMN	/116										0>	Ое		

# bgeu

#### branch if greater than or equal unsigned

**Operation:** if ((unsigned) rA >= (unsigned) rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else PC  $\leftarrow$  PC + 4

Assembler Syntax: bgeu rA, rB, label

**Example:** bgeu r6, r7, top\_of\_loop

Description: If (unsigned) rA >= (unsigned) rB, then bgeu transfers program control to the

instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bgeu. The two least-significant bits of IMM16 are always zero, because instruction addresses

must be word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Α	В	IMM16	0x2e
---	---	-------	------

# bgt

#### branch if greater than signed

**Operation:** if ((signed) rA > (signed) rB)

then  $PC \leftarrow label$  else  $PC \leftarrow PC + 4$ 

Assembler Syntax: bgt rA, rB, label

**Example:** bgt r6, r7, top\_of\_loop

Description: If (signed) rA > (signed) rB, then bgt transfers program control to the instruction at

label.

**Pseudoinstruction:** bgt is implemented with the blt instruction by swapping the register operands.

# bgtu

#### branch if greater than unsigned

**Operation:** if ((unsigned) rA > (unsigned) rB)

then  $PC \leftarrow label$  else  $PC \leftarrow PC + 4$ 

Assembler Syntax: bgtu rA, rB, label

**Example:** bgtu r6, r7, top\_of\_loop

Description: If (unsigned) rA > (unsigned) rB, then bgtu transfers program control to the

instruction at label.

**Pseudoinstruction:** bgtu is implemented with the bltu instruction by swapping the register operands.

# ble

#### branch if less than or equal signed

**Operation:** if ((signed) rA <= (signed) rB)

then  $PC \leftarrow label$  else  $PC \leftarrow PC + 4$ 

Assembler Syntax: ble rA, rB, label

**Example:** ble r6, r7, top\_of\_loop

**Description:** If (signed) rA <= (signed) rB, then ble transfers program control to the instruction at

label.

**Pseudoinstruction:** ble is implemented with the bge instruction by swapping the register operands.

# bleu

# branch if less than or equal to unsigned

**Operation:** if ((unsigned) rA <= (unsigned) rB)

then  $PC \leftarrow label$  else  $PC \leftarrow PC + 4$ 

Assembler Syntax: bleu rA, rB, label

**Example:** bleu r6, r7, top\_of\_loop

**Description:** If (unsigned) rA <= (unsigned) rB, then bleu transfers program counter to the

instruction at label.

**Pseudoinstruction:** bleu is implemented with the bgeu instruction by swapping the register operands.

# blt

#### branch if less than signed

**Operation:** if ((signed) rA < (signed) rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else PC  $\leftarrow$  PC + 4

Assembler Syntax: blt rA, rB, label

**Example:** blt r6, r7, top of loop

Description: If (signed) rA < (signed) rB, then blt transfers program control to the instruction at

label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following blt. The two least-significant bits of IMM16 are always zero, because instruction addresses must be

word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	<i>I</i> 116										0>	16		

#### bltu

#### branch if less than unsigned

**Operation:** if ((unsigned) rA < (unsigned) rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else PC  $\leftarrow$  PC + 4

Assembler Syntax: bltu rA, rB, label

**Example:** bltu r6, r7, top\_of\_loop

**Description:** If (unsigned) rA < (unsigned) rB, then bltu transfers program control to the

instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bltu. The two least-significant bits of IMM16 are always zero, because instruction addresses

must be word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

MM16 = 16-bit signed immediate value

	31	30	29	28	27	26	25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
ĺ			Α					В										IMN	/116										0>	(36		

#### bne

#### branch if not equal

**Operation:** if (rA != rB)

then PC  $\leftarrow$  PC + 4 +  $\sigma$  (IMM16)

else PC  $\leftarrow$  PC + 4

Assembler Syntax: bne rA, rB, label

**Example:** bne r6, r7, top\_of\_loop

**Description:** If rA!= rB, then bne transfers program control to the instruction at label. In the

instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bne. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30 2	9 2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	4					В										IMI	/116										0>	(1e		

#### br

#### unconditional branch

**Operation:**  $PC \leftarrow PC + 4 + \sigma \text{ (IMM16)}$ 

Assembler Syntax: br label

**Example:** br top\_of\_loop

**Description:** Transfers program control to the instruction at label. In the instruction encoding, the

offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following br. The two least-significant bits of IMM16 are always zero,

because instruction addresses must be word-aligned.

Instruction Type:

**Instruction Fields:** IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0										IMI	/116										0х	(06		

# break

#### debugging breakpoint

**Operation:** bstatus ← status

 $\begin{aligned} \text{PIE} \leftarrow 0 \\ \text{U} \leftarrow 0 \\ \text{ba} \leftarrow \text{PC} + 4 \end{aligned}$ 

PC ← break handler address

Assembler Syntax: break

break imm5

Example: break

**Description:**Breaks program execution and transfers control to the debugger break-processing

routine. Saves the address of the next instruction in register ba and saves the contents of the status register in bstatus. Disables interrupts, then transfers execution to

the break handler.

The 5-bit immediate field imm5 is ignored by the processor, but it can be used by the

debugger.

break with no argument is the same as break 0.

Usage: break is used by debuggers exclusively. Only debuggers should place break in a

user program, operating system, or exception handler. The address of the break

handler is specified at system generation time.

Some debuggers support break and break 0 instructions in source code. These

debuggers treat the break instruction as a normal breakpoint.

Instruction Type: R

**Instruction Fields:** IMM5 = Type of breakpoint

31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10	15	14	13	12	11	10	9	0	/	О	5	4	3	~	U
		0					0				C	)x1e	Э				0x	34				I	ΜN	15				0)	кЗа	

# bret

#### breakpoint return

**Operation:** status ← bstatus

 $\textbf{PC} \leftarrow \, \texttt{ba}$ 

**Assembler Syntax:** bret **Example:** bret

**Description:** Copies the value of bstatus into the status register, then transfers execution to

the address in ba.

**Usage:** bret is used by debuggers exclusively and should not appear in user programs,

operating systems, or exception handlers.

Instruction Type: R
Instruction Fields: None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(	)x1e	Э				0					0					0x	09					0					0х	За		

#### call

#### call subroutine

**Operation:**  $ra \leftarrow PC + 4$ 

 $PC \leftarrow (PC_{31..28} : IMM26 \times 4)$ 

Assembler Syntax: call label

**Example:** call write char

**Description:** Saves the address of the next instruction in register ra, and transfers execution to the

instruction at address (PC $_{31..28}$ : IMM26  $\times$  4).

Usage: call can transfer execution anywhere within the 256 MB range determined by

PC<sub>31...28.</sub> The linker does not automatically handle cases in which the address is out of

this range.

Instruction Type: J

**Instruction Fields:** IMM26 = 26-bit unsigned immediate value

 $31 \quad 30 \quad 29 \quad 28 \quad 27 \quad 26 \quad 25 \quad 24 \quad 23 \quad 22 \quad 21 \quad 20 \quad 19 \quad 18 \quad 17 \quad 16 \quad 15 \quad 14 \quad 13 \quad 12 \quad 11 \quad 10 \quad 9 \quad 8 \quad 7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0$ 

IMM26 0

# callr

#### call subroutine in register

**Operation:**  $ra \leftarrow PC + 4$ 

 $PC \leftarrow rA$ 

Assembler Syntax: callr rA Example: callr r6

**Description:** Saves the address of the next instruction in the return-address register, and transfers

execution to the address contained in register rA.

**Usage:** callr is used to dereference C-language function pointers.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A 0 0x1f 0x1d 0 0x3a

# cmpeq

#### compare equal

**Operation:** if (rA == rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpeq rC, rA, rB Example: cmpeq r6, r7, r8

**Description:** If rA == rB, then stores 1 to rC; otherwise, stores 0 to rC.

Usage: cmpeq performs the == operation of the C programming language. Also, cmpeq can

be used to implement the C logical-negation operator "!".

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

R B C Ox20 Ox20 Ox3a

# cmpeqi

#### compare equal immediate

Operation: if  $(rA \sigma (IMM16))$ 

> then  $rB \leftarrow 1$ else rB  $\leftarrow$  0

Assembler Syntax: cmpeqi rB, rA, IMM16 Example: cmpeqi r6, r7, 100

Description: Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value

of rA. If rA ==  $\sigma$  (IMM16), cmpeqi stores 1 to rB; otherwise stores 0 to rB.

Usage:  ${\tt cmpeqi}$  performs the == operation of the C programming language.

Instruction Type:

Instruction Fields: A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7

í				
	Α	В	IMM16	0x20

# cmpge

#### compare greater than or equal signed

**Operation:** if ((signed) rA >= (signed) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpge rC, rA, rB
Example: cmpge r6, r7, r8

**Description:** If  $rA \ge rB$ , then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmpge performs the signed >= operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	80					0					0>	αЗа		

# cmpgei

# compare greater than or equal signed immediate

**Operation:** if ((signed) rA >= (signed)  $\sigma$  (IMM16))

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpgei rB, rA, IMM16

Example: cmpgei r6, r7, 100

**Description:** Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value

of rA. If rA >=  $\sigma(IMM16)$ , then cmpgei stores 1 to rB; otherwise stores 0 to rB.

**Usage:** cmpgei performs the signed >= operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox08

# cmpgeu

#### compare greater than or equal unsigned

**Operation:** if ((unsigned) rA >= (unsigned) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpgeu rC, rA, rB Example: cmpgeu r6, r7, r8

**Description:** If  $rA \ge rB$ , then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmpgeu performs the unsigned >= operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x28 0 0x3a

# cmpgeui

#### compare greater than or equal unsigned immediate

**Operation:** if ((unsigned)  $rA \ge (unsigned) (0x0000 : IMM16))$ 

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpgeui rB, rA, IMM16

Example: cmpgeui r6, r7, 100

**Description:** Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value

of rA. If rA >= (0x0000 : IMM16), then cmpgeui stores 1 to rB; otherwise stores 0 to

rB.

Usage: cmpgeui performs the unsigned >= operation of the C programming language.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox28

# cmpgt

#### compare greater than signed

**Operation:** if ((signed) rA > (signed) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpgt rC, rA, rB

Example: cmpgt r6, r7, r8

**Description:** If rA > rB, then stores 1 to rC; otherwise stores 0 to rC.

**Usage:** cmpgt performs the signed > operation of the C programming language.

Pseudoinstruction: cmpgt is implemented with the cmplt instruction by swapping its rA and rB

operands.

# cmpgti

#### compare greater than signed immediate

**Operation:** if ((signed) rA > (signed) IMMED)

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpgti rB, rA, IMMED cmpgti r6, r7, 100

Description: Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA.

If rA >  $\sigma$ (IMMED), then cmpgti stores 1 to rB; otherwise stores 0 to rB.

Usage: cmpgti performs the signed > operation of the C programming language. The

maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.

Pseudoinstruction: cmpgti is implemented using a cmpgei instruction with an immediate value

IMMED + 1.

# cmpgtu

## compare greater than unsigned

**Operation:** if ((unsigned) rA > (unsigned) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpgtu rC, rA, rB
Example: cmpgtu r6, r7, r8

**Description:** If rA > rB, then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmpgtu performs the unsigned > operation of the C programming language.

Pseudoinstruction: cmpgtu is implemented with the cmpltu instruction by swapping its rA and rB

operands.

# cmpgtui

## compare greater than unsigned immediate

**Operation:** if ((unsigned) rA > (unsigned) IMMED)

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpgtui rB, rA, IMMED

Example: cmpgtui r6, r7, 100

**Description:** Zero-extends the immediate value IMMED to 32 bits and compares it to the value of

rA. If rA > IMMED, then cmpgtui stores 1 to rB; otherwise stores 0 to rB.

Usage: cmpgtui performs the unsigned > operation of the C programming language. The

maximum allowed value of IMMED is 65534. The minimum allowed value is 0.

Pseudoinstruction: cmpgtui is implemented using a cmpgeui instruction with an immediate value

IMMED + 1.

# cmple

## compare less than or equal signed

**Operation:** if ((signed) rA <= (signed) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmple rC, rA, rB

Example: cmple r6, r7, r8

**Description:** If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmple performs the signed <= operation of the C programming language.

Pseudoinstruction: cmple is implemented with the cmpge instruction by swapping its rA and rB

operands.

# cmplei

## compare less than or equal signed immediate

**Operation:** if ((signed) rA < (signed) IMMED)

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmplei rB, rA, IMMED

Example: cmplei r6, r7, 100

Description: Sign-extends the immediate value IMMED to 32 bits and compares it to the value of

rA. If rA  $\leq$   $\sigma$ (IMMED), then cmplei stores 1 to rB; otherwise stores 0 to rB.

Usage: cmplei performs the signed <= operation of the C programming language. The

maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.

Pseudoinstruction: cmplei is implemented using a cmplti instruction with an immediate value

IMMED + 1.

# cmpleu compare less than or equal unsigned

**Operation:** if ((unsigned) rA < (unsigned) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpleu rC, rA, rB
Example: cmpleu r6, r7, r8

**Description:** If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmpleu performs the unsigned <= operation of the C programming language.

Pseudoinstruction: cmpleu is implemented with the cmpgeu instruction by swapping its rA and rB

operands.

# cmpleui

## compare less than or equal unsigned immediate

**Operation:** if ((unsigned) rA <= (unsigned) IMMED)

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpleui rB, rA, IMMED

Example: cmpleui r6, r7, 100

Description: Zero-extends the immediate value IMMED to 32 bits and compares it to the value of

rA. If rA <= IMMED, then cmpleui stores 1 to rB; otherwise stores 0 to rB.

Usage: cmpleui performs the unsigned <= operation of the C programming language. The

maximum allowed value of IMMED is 65534. The minimum allowed value is 0.

Pseudoinstruction: cmpleui is implemented using a cmpltui instruction with an immediate value

IMMED + 1.

# cmplt

#### compare less than signed

**Operation:** if ((signed) rA < (signed) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmplt rC, rA, rB Example: cmplt r6, r7, r8

**Description:** If rA < rB, then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmplt performs the signed < operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	10					0					0x	За		

# cmplti

#### compare less than signed immediate

**Operation:** if ((signed) rA < (signed)  $\sigma$  (IMM16))

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmplti rB, rA, IMM16

Example: cmplti r6, r7, 100

**Description:** Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value

of rA. If rA <  $\sigma$  (IMM16), then cmplti stores 1 to rB; otherwise stores 0 to rB.

Usage: cmplti performs the signed < operation of the C programming language.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

| A | B | IMM16 | Ox10

# cmpltu

## compare less than unsigned

**Operation:** if ((unsigned) rA < (unsigned) rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpltu rC, rA, rB Example: cmpltu r6, r7, r8

**Description:** If rA < rB, then stores 1 to rC; otherwise stores 0 to rC.

Usage: cmpltu performs the unsigned < operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x30 0x3a

# cmpltui

## compare less than unsigned immediate

**Operation:** if ((unsigned) rA < (unsigned) (0x0000 : IMM16))

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpltui rB, rA, IMM16

Example: cmpltui r6, r7, 100

**Description:** Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the

value of rA. If rA < (0x0000: IMM16), then cmpltui stores 1 to rB; otherwise stores

0 to rB.

Usage: cmpltui performs the unsigned < operation of the C programming language.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox30

# cmpne

#### compare not equal

**Operation:** if (rA != rB)

then  $rC \leftarrow 1$  else  $rC \leftarrow 0$ 

Assembler Syntax: cmpne rC, rA, rB
Example: cmpne r6, r7, r8

**Description:** If rA!= rB, then stores 1 to rC; otherwise stores 0 to rC.

**Usage:** cmpne performs the != operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x18 0 0x3a

# cmpnei

#### compare not equal immediate

**Operation:** if  $(rA != \sigma (IMM16))$ 

then  $rB \leftarrow 1$  else  $rB \leftarrow 0$ 

Assembler Syntax: cmpnei rB, rA, IMM16

Example: cmpnei r6, r7, 100

**Description:** Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value

of rA. If rA !=  $\sigma$  (IMM16), then cmpnei stores 1 to rB; otherwise stores 0 to rB.

Usage: cmpnei performs the != operation of the C programming language.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

#### custom

#### custom instruction

**Operation:** if c == 1

then  $rC \leftarrow f_N(rA, rB, A, B, C)$ else  $\emptyset \leftarrow f_N(rA, rB, A, B, C)$ 

Assembler Syntax: cus

custom N, xC, xA, xB

Where xA means either general purpose register rA, or custom register cA.

Example: custom 0, c6, r7, r8

Description: The custom opcode provides access to up to 256 custom instructions allowed by the

Nios II architecture. The function implemented by a custom instruction is user-defined and is specified at system generation time. The 8-bit immediate N field specifies which custom instruction to use. Custom instructions can use up to two parameters, xA and

xB, and can optionally write the result to a register xC.

**Usage:** To access a custom register inside the custom instruction logic, clear the bit readra,

readrb, or writerc that corresponds to the register field. In assembler syntax, the notation cN refers to register N in the custom register file and causes the assembler to clear the c bit of the opcode. For example, custom 0, c3, r5, r0 performs custom instruction 0, operating on general-purpose registers r5 and r0, and stores the

result in custom register 3.


Instruction Type: R

**Instruction Fields:** A = Register index of operand A

B = Register index of operand B C = Register index of operand C

N = 8-bit number that selects instruction readra = 1 if instruction uses rA, 0 otherwise readrb = 1 if instruction uses rB, 0 otherwise

writerc = 1 if instruction provides result for rC, 0 otherwise



## div

#### divide

**Operation:**  $rC \leftarrow rA \div rB$ 

Assembler Syntax: div rC, rA, rB

Example: div r6, r7, r8

**Description:** Treating rA and rB as signed integers, this instruction divides rA by rB and then stores

the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception. After dividing -2147483648 by -1, the value of rC is undefined (the number +2147483648 is not

representable in 32 bits). There is no overflow exception.

Nios II processors that do not implement the div instruction cause an

unimplemented-instruction exception.

**Usage:** Remainder of Division:

If the result of the division is defined, then the remainder can be computed in rD using

the following instruction sequence:

div rC, rA, rB ; The original div operation

mul rD, rC, rB

sub rD, rA, rD ; rD = remainder

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Α	В	С	0x25	0	0x3a

# divu

#### divide unsigned

**Operation:**  $rC \leftarrow rA \div rB$ 

Assembler Syntax: divu rC, rA, rB Example: divu r6, r7, r8

**Description:** Treating rA and rB as unsigned integers, this instruction divides rA by rB and then

stores the integer portion of the resulting quotient to rC. After attempted division by

zero, the value of rC is undefined. There is no divide-by-zero exception.

Nios II processors that do not implement the divu instruction cause an

unimplemented-instruction exception.

**Usage:** Remainder of Division:

If the result of the division is defined, then the remainder can be computed in rD using

the following instruction sequence:

divu rC, rA, rB ; The original divu operation

mul rD, rC, rB

sub rD, rA, rD ; rD = remainder

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	24					0					0>	За		

## eret

## exception return

**Operation:** status ← estatus

 $PC \leftarrow \text{ ea}$ 

Assembler Syntax: eret
Example: eret

Description: Copies the value of estatus into the status register, and transfers execution to the

address in ea.

Use eret to return from traps, external interrupts, and other exception-handling

routines. Note that before returning from hardware interrupt exceptions, the exception

handler must adjust the ea register.

Instruction Type: R
Instruction Fields: None

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		(	)x1	t				0					0					0x	01					0					0>	За		

# flushd

#### flush data cache line

**Operation:** Flushes the data cache line associated with address rA +  $\sigma$  (IMM16).

Assembler Syntax: flushd IMM16 (rA)

Example: flushd -100 (r6)

**Description:** If the Nios II processor implements a direct mapped data cache, flushd flushes the

cache line that is mapped to the specified address, regardless whether the addressed data is currently cached. This entails the following steps:

- Computes the effective address specified by the sum of rA and the signed 16-bit immediate value
- Identifies the data cache line associated with the computed effective address.
   flushd ignores the cache line tag, which means that it flushes the cache line regardless whether the specified data location is currently cached
- If the line is dirty, writes the line back to memory
- Clears the valid bit for the line

A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.

If the Nios II processor core does not have a data cache, the  ${\tt flushd}$  instruction

performs no operation.

Usage: flushd flushes the cache line even if the addressed memory location is not in the

cache. By contrast, the flushda instruction does nothing if the addressed memory

location is not in the cache.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Δ					Λ										INAN	116										Λ٧	c3h		

## flushda

#### flush data cache address

**Operation:** Flushes the data cache line currently cacheing address rA +  $\sigma$  (IMM16)

Assembler Syntax: flushda IMM16 (rA)

Example: flushda -100 (r6)

**Description:** If the addressed data is currently cached, flushda flushes the cache line mapped to

that address. This entails the following steps:

 Computes the effective address specified by the sum of rA and the signed 16-bit immediate value

• Identifies the data cache line associated with the computed effective address.

Compares the cache line tag with the effective address. If they do not match, the
effective address is not cached, and the instruction does nothing.

 If the tag matches, and the data cache contains dirty data, writes the dirty cache line back to memory.

Clears the valid bit for the line

A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.

If the Nios II processor core does not have a data cache, the  ${\tt flushda}$  instruction

performs no operation.

Usage: flushda flushes the cache line only if the addressed memory location is currently

cached. By contrast, the flushd instruction flushes the cache line even if the

addressed memory location is not cached.

For more information on the Nios II data cache, see the Cache and Tightly-Coupled

Memory chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

IMM16 = 16-bit signed immediate value

# flushi

#### flush instruction cache line

**Operation:** Flushes the instruction-cache line associated with address rA.

Assembler Syntax: flushi rA Example: flushi r6

Description: Ignoring the tag, flushi identifies the instruction-cache line associated with the byte

address in rA, and invalidates that line.

If the Nios II processor core does not have an instruction cache, the flushi

instruction performs no operation.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					0					0x	0с					0					0х	За		

# flushp

## flush pipeline

**Operation:** Flushes the processor pipeline of any pre-fetched instructions.

Assembler Syntax: flushp Example: flushp

**Description:** Ensures that any instructions pre-fetched after the flushp instruction are removed

from the pipeline.

Use flushp before transferring control to newly updated instruction memory.

Instruction Type: R
Instruction Fields: None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					0					0x	04					0					0>	αЗа		

#### initd

#### initialize data cache line

**Operation:** Initializes the data cache line associated with address rA +  $\sigma$  (IMM16).

Assembler Syntax: initd IMM16(rA)

Example: initd 0(r6)

Description: initd computes the effective address specified by the sum of rA and the signed 16-

bit immediate value. Ignoring the tag, initd indentifies the data cache line associated

with the effective address, and then initd invalidates that line.

If the Nios II processor core does not have a data cache, the initd instruction

performs no operation.

**Usage:** The instruction is used to initialize the processor's data cache. After processor reset

and before accessing data memory, use initd to invalidate each line of the data

cache.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

IMM16 = 16-bit signed immediate value

3	30	29	28	21	26	25	24	23	22	21	20	19	18	17	10	15	14	13	12	11	10	9	8	/	О	э	4	3	2	1	U
		Α					0										IMN	/116										0х	33		

# initi

#### initialize instruction cache line

**Operation:** Initializes the instruction-cache line associated with address rA.

Assembler Syntax: initi rA Example: initi r6

Description: Ignoring the tag, initi identifies the instruction-cache line associated with the byte

address in ra, and initi invalidates that line.

If the Nios II processor core does not have an instruction cache, the initi instruction

performs no operation.

Usage: This instruction is used to initialize the processor's instruction cache. Immediately after

processor reset, use initi to invalidate each line of the instruction cache. For more information on instruction cache, see the *Cache and Tightly-Coupled* 

Memory chapter of the Nios II Software Developer's Handbook.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

31 30 29 28 2	7 26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
Α	0	0	0x29	0	0x3a

# jmp computed jump

Operation:  $PC \leftarrow rA$ Assembler Syntax: jmp rAExample: jmp r12

**Description:** Transfers execution to the address contained in register rA.

Usage: It is illegal to jump to the address contained in register r31. To return from subroutines

called by call or callr, use ret instead of  ${\tt jmp}.$ 

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					0					0x	0d					0					0х	За		

# ldb / ldbio

#### load byte from memory or I/O peripheral

**Operation:**  $rB \leftarrow \sigma \text{ (Mem8[rA + } \sigma \text{ (IMM16)])}$ 

Assembler Syntax: ldb rB, byte\_offset(rA)

ldbio rB, byte\_offset(rA)

**Example:** ldb r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Loads register rB with the desired memory byte, sign extending the 8-bit value to 32 bits. In Nios II processor cores with a data cache, this instruction may retrieve the desired data from the cache instead of from memory.

Usage: Use the ldbio instruction for peripheral I/O. In processors with a data cache, ldbio

bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In

processors without a data cache, ldbio acts like ldb.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0>	(07		

Instruction format for 1db

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMI	<i>I</i> 116										0х	27		

Instruction format for ldbio

# Idbu / Idbuio

#### load unsigned byte from memory or I/O peripheral

**Operation:**  $rB \leftarrow 0x000000 : Mem8[rA + \sigma (IMM16)]$ 

Assembler Syntax: ldbu rB, byte offset (rA)

ldbuio rB, byte offset(rA)

**Example:** ldbu r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Loads register rB with the desired memory byte, zero

extending the 8-bit value to 32 bits.

Usage: In processors with a data cache, this instruction may retrieve the desired data from the

cache instead of from memory. Use the ldbuio instruction for peripheral I/O. In processors with a data cache, ldbuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbuio

acts like 1dbu.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										Ох	:03		

Instruction format for ldbu

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0>	(23		

Instruction format for ldbuio

# Idh / Idhio

#### load halfword from memory or I/O peripheral

**Operation:**  $rB \leftarrow \sigma \text{ (Mem16[rA} + \sigma \text{ (IMM16)])}$ 

Assembler Syntax: ldh rB, byte\_offset(rA)

ldhio rB, byte offset(rA)

**Example:** ldh r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, sign extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the

operation is undefined.

Usage: In processors with a data cache, this instruction may retrieve the desired data from the

cache instead of from memory. Use the ldhio instruction for peripheral I/O. In processors with a data cache, ldhio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhio acts

like 1dh.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	И16										0)	к0f		

Instruction format for 1dh

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī			Α					В										IMN	/116										02	c2f		

Instruction format for ldhio

# Idhu / Idhuio

#### load unsigned halfword from memory or I/O peripheral

**Operation:**  $rB \leftarrow 0x0000 : Mem16[rA + \sigma (IMM16)]$ 

Assembler Syntax: ldhu rB, byte offset (rA)

ldhuio rB, byte offset(rA)

**Example:** ldhu r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, zero extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the

operation is undefined.

Usage: In processors with a data cache, this instruction may retrieve the desired data from the

cache instead of from memory. Use the ldhuio instruction for peripheral I/O. In processors with a data cache, ldhuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhuio

acts like 1dhu.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

A B   IMM16   0x0b
--------------------

Instruction format for ldhu

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	<i>I</i> 116										0х	2b		

Instruction format for ldhuio

# Idw / Idwio

#### load 32-bit word from memory or I/O peripheral

**Operation:** rB  $\leftarrow$  Mem32[rA +  $\sigma$  (IMM14)]

**Assembler Syntax:** ldw rB, byte\_offset(rA)

ldwio rB, byte offset(rA)

**Example:** ldw r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Loads register rB with the memory word located at the effective byte address. The effective byte address must be word aligned. If the byte

address is not a multiple of 4, the operation is undefined.

Usage: In processors with a data cache, this instruction may retrieve the desired data from the

cache instead of from memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and memory. Use the ldwio instruction for peripheral I/O. In processors with a data cache, ldwio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In

processors without a data cache, ldwio acts like ldw.

For more information on data cache, see the Cache and Tightly-Coupled Memory

chapter of the Nios II Software Developer's Handbook.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMI	/116										0>	(17		

Instruction format for 1dw

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										Ох	37		

Instruction format for ldwio

## mov

# move register to register

 $\textbf{Operation:} \qquad \qquad rC \leftarrow \, rA$ 

Assembler Syntax: mov rC, rA Example: mov r6, r7

**Description:** Moves the contents of rA to rC.

**Pseudoinstruction:** mov is implemented as add rC, rA, r0.

## movhi

#### move immediate into high halfword

Operation: $rB \leftarrow (IMMED:0x0000)$ Assembler Syntax:movhi rB, IMMEDExample:movhi r6, 0x8000

**Description:** Writes the immediate value IMMED into the high halfword of rB, and clears the lower

halfword of rB to 0x0000.

**Usage:** The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To

load a 32-bit constant into a register, first load the upper 16 bits using a movhi pseudoinstruction. The %hi() macro can be used to extract the upper 16 bits of a constant or a label. Then, load the lower 16 bits with an ori instruction. The %lo() macro can be used to extract the lower 16 bits of a constant or label as shown below.

movhi rB, %hi(value)
ori rB, rB, %lo(value)

An alternative method to load a 32-bit constant into a register uses the %hiadj() macro

and the addi instruction as shown below.

movhi rB, %hiadj(value)
addi rB, rB, %lo(value)

**Pseudoinstruction:** movhi is implemented as orhi rB, r0, IMMED.

# movi move signed immediate into word

 $\begin{array}{lll} \text{Operation:} & rB \leftarrow \sigma \, (\text{IMMED}) \\ \text{Assembler Syntax:} & \text{movi } rB \, , \, \, \text{IMMED} \\ \text{Example:} & \text{movi } r6 \, , \, -30 \\ \end{array}$ 

**Description:** Sign-extends the immediate value IMMED to 32 bits and writes it to rB.

Usage: The maximum allowed value of IMMED is 32767. The minimum allowed value is

-32768. To load a 32-bit constant into a register, see the movhi instruction.

**Pseudoinstruction:** movi is implemented as addi rB, r0, IMMED.

# movia

#### move immediate address into word

**Operation:**  $rB \leftarrow label$ 

Assembler Syntax: movia rB, label

Example: movia r6, function\_address

Description: Writes the address of label to rB.

**Pseudoinstruction:** movia is implemented as:

orhi rB, r0, %hiadj(label)
addi rB, rB, %lo(label)

# movui

## move unsigned immediate into word

Operation: $rB \leftarrow (0x0000:IMMED)$ Assembler Syntax:movui rB, IMMEDExample:movui r6, 100

**Description:** Zero-extends the immediate value IMMED to 32 bits and writes it to rB.

Usage: The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To

load a 32-bit constant into a register, see the movhi instruction.

Pseudoinstruction: movui is implemented as ori rB, r0, IMMED.

#### mul

#### multiply

Operation:  $rC \leftarrow (rA \times rB)_{31..0}$ Assembler Syntax: mul rC, rA, rB
Example: mul r6, r7, r8

Description: Multiplies rA times rB and stores the 32 low-order bits of the product to rC. The result

is the same whether the operands are treated as signed or unsigned integers.

Nios II processors that do not implement the  $\mathfrak{mul}$  instruction cause an

unimplemented-instruction exception.

#### Usage: Carry Detection (unsigned operands):

Before or after the multiply operation, the carry out of the MSB of rC can be detected using the following instruction sequence:

The mulxuu instruction writes a non-zero value into rD if the multiplication of unsigned numbers will generate a carry (unsigned overflow). If a 0/1 result is desired, follow the mulxuu with the cmpne instruction.

#### Overflow Detection (signed operands):

After the multiply operation, overflow can be detected using the following instruction sequence:

The cmplt-mulxss-add instruction sequence writes a non-zero value into rD if the product in rC cannot be represented in 32 bits (signed overflow). If a 0/1 result is desired, follow the instruction sequence with the cmpne instruction.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
Α	В	С	0x27	0	0x3a

# muli

#### multiply immediate

 $\begin{array}{lll} \textbf{Operation:} & rB \leftarrow (rA \times \sigma(\text{IMM16}))_{31..0} \\ \textbf{Assembler Syntax:} & \text{muli } rB, \ rA, \ \text{IMM16} \\ \textbf{Example:} & \text{muli } r6, \ r7, \ -100 \\ \end{array}$ 

**Description:** Sign-extends the 16-bit immediate value IMM16 to 32 bits and multiplies it by the value

of rA. Stores the 32 low-order bits of the product to rB. The result is independent of

whether rA is treated as a signed or unsigned number.

Nios II processors that do not implement the  ${\tt muli}$  instruction cause an

unimplemented-instruction exception.

**Carry Detection and Overflow Detection:** 

For a discussion of carry and overflow detection, see the mul instruction.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	1/	16	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
		Α					В										IMN	/116										0х	24		

## mulxss

#### multiply extended signed/signed

**Operation:**  $rC \leftarrow ((signed) \ rA) \times ((signed) \ rB))_{63..32}$ 

Assembler Syntax: mulxss rC, rA, rB

Example: mulxss r6, r7, r8

Description: Treating rA and rB as signed integers, mulxss multiplies rA times rB, and stores the

32 high-order bits of the product to rC.

Nios II processors that do not implement the mulxss instruction cause an

unimplemented-instruction exception.

Use mulxss and mul to compute the full 64-bit product of two 32-bit signed integers.

Furthermore, mulxss can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is  $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$ . The mulxss and mul instructions

are used to calculate the 64-bit product  $S1 \times S2$ .

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Α	В	С	0x1f	0	0x3a

## mulxsu

#### multiply extended signed/unsigned

**Operation:**  $rC \leftarrow ((signed) \ rA) \times ((unsigned) \ rB))_{63..32}$ 

Assembler Syntax: mulxsu rC, rA, rB

Example: mulxsu r6, r7, r8

Description: Treating rA as a signed integer and rB as an unsigned integer, mulxsu multiplies rA

times rB, and stores the 32 high-order bits of the product to rC.

Nios II processors that do not implement the mulxsu instruction cause an

unimplemented-instruction exception.

Usage: mulxsu can be used as part of the calculation of a 128-bit product of two 64-bit signed

integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, (S1: U1) and (S2: U2), their 128-bit product is:  $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$ . The mulxsu and mul instructions are used to calculate

the two 64-bit products S1  $\times$  U2 and U1  $\times$  S2.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 2	7 26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 / 6	5 4 3 2 1 0
Α	В	С	0x17	0	0x3a

### mulxuu

#### multiply extended unsigned/unsigned

**Operation:**  $rC \leftarrow ((unsigned) \ rA) \times ((unsigned) \ rB))_{63..32}$ 

Assembler Syntax: mulxuu rC, rA, rB Example: mulxuu r6, r7, r8

Description: Treating rA and rB as unsigned integers, mulxuu multiplies rA times rB and

stores the 32 high-order bits of the product to rC.

Nios II processors that do not implement the mulxss instruction cause an

unimplemented-instruction exception.

Usage: Use mulxuu and mul to compute the 64-bit product of two 32-bit unsigned

integers. Furthermore, <code>mulxuu</code> can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit signed integers, each contained in a pair of 32-bit registers, (S1:U1) and (S2:U2), their 128-bit product is (U1  $\times$  U2) + ((S1  $\times$  U2) << 32) + ((U1  $\times$  S2) << 32) + ((S1  $\times$  S2) << 64). The <code>mulxuu</code> and <code>mul</code> instructions are used to calculate the 64-bit product U1  $\times$  U2.

<code>mulxuu</code> also can be used as part of the calculation of a 128-bit product of two 64-bit unsigned integers. Given two 64-bit unsigned integers, each contained in a pair of 32-bit registers, (T1 : U1) and (T2 : U2), their 128-bit product is (U1  $\times$  U2) + ((U1  $\times$  T2) << 32) + ((T1  $\times$  U2) << 32) + ((T1  $\times$  T2) << 64). The <code>mulxuu</code> and <code>mul</code> instructions are used to calculate the four 64-bit products U1  $\times$  U2, U1

 $\times$  T2, T1  $\times$  U2, and T1  $\times$  T2.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x07 0 0x3a

# nextpc

## get address of following instruction

Operation: $rC \leftarrow PC + 4$ Assembler Syntax:nextpc rCExample:nextpc r6

**Description:** Stores the address of the next instruction to register rC.

Usage: A relocatable code fragment can use nextpc to calculate the address of its data

segment. nextpc is the only way to access the PC directly.

Instruction Type: R

**Instruction Fields:** C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					С					0x	1c					0					0>	За		

# nop

# no operation

Operation: None
Assembler Syntax: nop
Example: nop

**Description:** nop does nothing.

**Pseudoinstruction:** nop is implemented as add r0, r0, r0.

## nor

# bitwise logical nor

**Description:** Calculates the bitwise logical NOR of rA and rB and stores the result in rC.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	06					0					0>	За		

#### or

## bitwise logical or

**Operation:**  $rC \leftarrow rA \mid rB$ 

Assembler Syntax: or rC, rA, rB Example: or r6, r7, r8

**Description:** Calculates the bitwise logical OR of rA and rB and stores the result in rC.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x16 0 0x3a

# orhi

#### bitwise logical or immediate into high halfword

Operation: $rB \leftarrow rA \mid (IMM16:0x0000)$ Assembler Syntax:orhi rB, rA, IMM16Example:orhi r6, r7, 100

**Description:** Calculates the bitwise logical OR of rA and (IMM16 : 0x0000) and stores the result in

rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMI	/116										0>	(34		

## ori

## bitwise logical or immediate

 $\begin{tabular}{lll} \mbox{Operation:} & rB \leftarrow rA \mid (0x0000: IMM16) \\ \mbox{Assembler Syntax:} & ori rB, rA, IMM16 \\ \end{tabular}$ 

**Example:** ori r6, r7, 100

**Description:** Calculates the bitwise logical OR of rA and (0x0000 : IMM16) and stores the result in

rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox14

# rdctl

# read from control register

Operation:  $rC \leftarrow ctIN$ 

Assembler Syntax: rdctl rC, ctlN

Example: rdctl r3, ctl31

**Description:** Reads the value contained in control register ctlN and writes it to register rC.

Instruction Type: R

**Instruction Fields:** C = Register index of operand rC

N = Control register index of operand ctlN

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			0					0					С					0x	26					Ν					0>	За		

# ret

#### return from subroutine

**Operation:**  $PC \leftarrow ra$ 

**Assembler Syntax:** ret **Example:** ret

**Description:** Transfers execution to the address in ra.

**Usage:** Any subroutine called by call or callr must use ret to return.

Instruction Type: R
Instruction Fields: None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(	0x1	f				0					0					0x	05					0					0х	За		

# rol

#### rotate left

**Operation:**  $rC \leftarrow rA \text{ rotated left } rB_{4..0} \text{ bit positions}$ 

Assembler Syntax: rol rC, rA, rB
Example: rol r6, r7, r8

**Description:** Rotates rA left by the number of bits specified in rB<sub>4.0</sub> and stores the result in rC. The

bits that shift out of the register rotate into the least-significant bit positions. Bits 31-5

of rB are ignored.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x03 0 0x3a

# roli

#### rotate left immediate

**Operation:**  $rC \leftarrow rA \text{ rotated left IMM5 bit positions}$ 

Assembler Syntax: roli rC, rA, IMM5

Example: roli r6, r7, 3

**Description:** Rotates rA left by the number of bits specified in IMM5 and stores the result in rC. The

bits that shift out of the register rotate into the least-significant bit positions.

Usage: In addition to the rotate-left operation, roli can be used to implement a rotate-right

operation. Rotating left by (32 - IMM5) bits is the equivalent of rotating right by IMM5

bits.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

C = Register index of operand rC

IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					С					0x	02				ı	ΜN	15				0>	За		

# ror

#### rotate right

**Operation:**  $rC \leftarrow rA$  rotated right  $rB_{4..0}$  bit positions

Assembler Syntax: ror rC, rA, rB

Example: ror r6, r7, r8

**Description:** Rotates rA right by the number of bits specified in rB<sub>4...0</sub> and stores the result in rC. The

bits that shift out of the register rotate into the most-significant bit positions. Bits 31–5

of rB are ignored.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	0b					0					Ох	За		

# sII

## shift left logical

**Description:** Shifts rA left by the number of bits specified in rB<sub>4.0</sub> (inserting zeroes), and then stores

the result in rC. s11 performs the << operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x13 0 0x3a

# slli

## shift left logical immediate

Operation:  $rC \leftarrow rA \ll IMM5$ 

Assembler Syntax: slli rC, rA, IMM5

Example: slli r6, r7, 3

Description: Shifts rA left by the number of bits specified in IMM5 (inserting zeroes), and then stores

the result in rC.

**Usage:** slli performs the << operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A	0	С	0x12	IMM5	0x3a

#### sra

## shift right arithmetic

**Operation:**  $rC \leftarrow (signed) \ rA >> ((unsigned) \ rB_{4..0})$ 

Assembler Syntax: sra rC, rA, rB Example: sra r6, r7, r8

**Description:** Shifts rA right by the number of bits specified in rB<sub>4.0</sub> (duplicating the sign bit), and then

stores the result in rC. Bits 31-5 are ignored.

**Usage:** sra performs the signed >> operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x3b 0 0x3a

#### srai

#### shift right arithmetic immediate

**Operation:**  $rC \leftarrow (signed) \ rA >> ((unsigned) \ IMM5)$ 

Assembler Syntax: srai rC, rA, IMM5

Example: srai r6, r7, 3

**Description:** Shifts rA right by the number of bits specified in IMM5 (duplicating the sign bit), and

then stores the result in rC.

**Usage:** srai performs the signed >> operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

C = Register index of operand rC

IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					С					0x	За				I	MM	15				0>	За		

#### srl

## shift right logical

**Operation:**  $rC \leftarrow (unsigned) rA >> ((unsigned) rB_{4..0})$ 

Assembler Syntax: srl rC, rA, rB Example: srl r6, r7, r8

**Description:** Shifts rA right by the number of bits specified in rB<sub>4.0</sub> (inserting zeroes), and then

stores the result in rC. Bits 31-5 are ignored.

Usage: srl performs the unsigned >> operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Α	В	С	0x1b	0	0x3a

## srli

#### shift right logical immediate

**Operation:**  $rC \leftarrow (unsigned) rA >> ((unsigned) IMM5)$ 

Assembler Syntax: srli rC, rA, IMM5

Example: srli r6, r7, 3

**Description:** Shifts rA right by the number of bits specified in IMM5 (inserting zeroes), and then

stores the result in rC.

Usage: srli performs the unsigned >> operation of the C programming language.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

# stb / stbio

#### store byte to memory or I/O peripheral

**Operation:** Mem8[rA +  $\sigma$  (IMM16)]  $\leftarrow$  rB<sub>7..0</sub>

Assembler Syntax: stb rB, byte offset (rA)

stbio rB, byte offset(rA)

**Example:** stb r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Stores the low byte of rB to the memory byte specified

by the effective address.

Usage: In processors with a data cache, this instruction may not generate an Avalon-MM bus

cycle to non-cache data memory immediately. Use the stbio instruction for peripheral I/O. In processors with a data cache, stbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data

cache, stbio acts like stb.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

Instruction format for stb

Instruction format for stbio

# sth / sthio

#### store halfword to memory or I/O peripheral

**Operation:**  $Mem16[rA + \sigma (IMM16)] \leftarrow rB_{15..0}$ 

Assembler Syntax: sth rB, byte offset (rA)

sthio rB, byte\_offset(rA)

**Example:** sth r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Stores the low halfword of rB to the memory location specified by the effective byte address. The effective byte address must be halfword

aligned. If the byte address is not a multiple of 2, the operation is undefined.

Usage: In processors with a data cache, this instruction may not generate an Avalon-MM data

transfer immediately. Use the sthio instruction for peripheral I/O. In processors with a data cache, sthio bypasses the cache and is guaranteed to generate an Avalon-MM

data transfer. In processors without a data cache, sthio acts like sth.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

Instruction format for sth

Instruction format for sthio

# stw / stwio

#### store word to memory or I/O peripheral

**Operation:** Mem32[rA +  $\sigma$  (IMM16)]  $\leftarrow$  rB

**Assembler Syntax:** stw rB, byte\_offset(rA)

stwio rB, byte offset(rA)

**Example:** stw r6, 100(r5)

**Description:** Computes the effective byte address specified by the sum of rA and the instruction's

signed 16-bit immediate value. Stores rB to the memory location specified by the effective byte address. The effective byte address must be word aligned. If the byte

address is not a multiple of 4, the operation is undefined.

Usage: In processors with a data cache, this instruction may not generate an Avalon-MM data

transfer immediately. Use the stwio instruction for peripheral I/O. In processors with a data cache, stwio bypasses the cache and is guaranteed to generate an Avalon-MM bus cycle. In processors without a data cache, stwio acts like stw.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			Α					В										IMN	/116										0>	15		

Instruction format for stw

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0х	35		

Instruction format for stwio

# Sub subtract

Operation:  $rC \leftarrow rA - rB$ Assembler Syntax: sub rC, rA, rB
Example: sub r6, r7, r8

**Description:** Subtract rB from rA and store the result in rC.

#### Usage: Carry Detection (unsigned operands):

The carry bit indicates an unsigned overflow. Before or after a sub operation, a carry out of the MSB can be detected by checking whether the first operand is less than the second operand. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.

```
sub rC, rA, rB ; The original sub operation (optional)
cmpltu rD, rA, rB ; rD is written with the carry bit
sub rC, rA, rB ; The original sub operation (optional)
bltu rA, rB, label ; Branch if carry was generated
```

#### Overflow Detection (signed operands):

Detect overflow of signed subtraction by comparing the sign of the difference that is written to rC with the signs of the operands. If rA and rB have different signs, and the sign of rC is different than the sign of rA, an overflow occurred. The overflow condition can control a conditional branch, as shown below.

```
sub rC, rA, rB ; The original sub operation xor rD, rA, rB ; Compare signs of rA and rB xor rE, rA, rC ; Compare signs of rA and rC and rD, rD, rE ; Combine comparisons blt rD, r0, label ; Branch if overflow occurred
```

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	39					0					0>	За		

# subi

#### subtract immediate

**Operation:**  $rB \leftarrow rA - \sigma (IMMED)$ 

Assembler Syntax: subi rB, rA, IMMED

Example: subi r8, r8, 4

Description: Sign-extends the immediate value IMMED to 32 bits, subtracts it from the value of rA

and then stores the result in rB.

Usage: The maximum allowed value of IMMED is 32768. The minimum allowed value is

-32767.

Pseudoinstruction: subi is implemented as addi rB, rA, -IMMED

# sync

# memory synchronization

Operation: None
Assembler Syntax: sync
Example: sync

Description: Forces all pending memory accesses to complete before allowing execution of

subsequent instructions. In processor cores that support in-order memory accesses

only, this instruction performs no operation.

Instruction Type: R
Instruction Fields: None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					0					0x	36					0					0>	За		

# trap

**Operation:** estatus  $\leftarrow$  status

 $\begin{aligned} & \mathsf{PIE} \leftarrow 0 \\ & \mathsf{U} \leftarrow 0 \\ & \mathsf{ea} \leftarrow \mathsf{PC} + 4 \end{aligned}$ 

PC ← exception handler address

Assembler Syntax: trap
Example: trap

**Description:** Saves the address of the next instruction in register ea, saves the contents of the

status register in estatus, disables interrupts, and transfers execution to the exception handler. The address of the exception handler is specified at system

generation time.

**Usage:** To return from the exception handler, execute an eret instruction.

Instruction Type: R
Instruction Fields: None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0				(	)x1	d				0x	2d					0					0х	За		

# wrctl

# write to control register

**Operation:**  $ctIN \leftarrow rA$ 

Assembler Syntax: wrctl ctlN, rA
Example: wrctl ctl6, r3

**Description:** Writes the value contained in register rA to the control register ctlN.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

N = Control register index of operand ctlN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					0					0x	2e					Ν					0х	За		

#### xor

## bitwise logical exclusive or

**Operation:**  $rC \leftarrow rA \land rB$ 

Assembler Syntax: xor rC, rA, rB Example: xor r6, r7, r8

**Description:** Calculates the bitwise logical exclusive XOR of rA and rB and stores the result in rC.

Instruction Type: R

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B C 0x1e 0 0x3a

# xorhi

#### bitwise logical exclusive or immediate into high halfword

Operation: $rB \leftarrow rA \land (IMM16:0x0000)$ Assembler Syntax:xorhi rB, rA, IMM16Example:xorhi r6, r7, 100

**Description:** Calculates the bitwise logical exclusive XOR of rA and (IMM16 : 0x0000) and stores

the result in rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16

Ox3c

## xori

## bitwise logical exclusive or immediate

Operation: $rB \leftarrow rA \land (0x0000: IMM16)$ Assembler Syntax:xori rB, rA, IMM16Example:xori r6, r7, 100

Description: Calculates the bitwise logical exclusive or of rA and (0x0000: IMM16) and stores the

result in rB.

Instruction Type:

**Instruction Fields:** A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit unsigned immediate value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A B IMM16 Ox1c

# Referenced Documents

This chapter references no other documents.

# Document Revision History

Table 8–6 shows the revision history for this document.

Table 8–6. Docum	nent Revision History	
Date & Document Version	Changes Made	Summary of Changes
May 2007 v7.1.0	<ul><li>Added table of contents to Introduction section.</li><li>Added Referenced Documents section.</li></ul>	
March 2007 v7.0.0	No change from previous release.	
November 2006 v6.1.0	No change from previous release.	
May 2006 v6.0.0	No change from previous release.	
October 2005 v5.1.0	<ul> <li>Correction to the blt instruction.</li> <li>Added U bit operation for break and trap instructions.</li> </ul>	
July 2005 v5.0.1	<ul> <li>new flushda instruction.</li> <li>flushd instruction updated.</li> <li>Instruction Opcode table updated with flushda instruction.</li> </ul>	
May 2005 v5.0.0	No change from previous release.	
December 2004 v1.2	<ul><li>break instruction update.</li><li>srli instruction correction.</li></ul>	
September 2004 v1.1	Updates for Nios II 1.01 release.	
May 2004 v1.0	Initial release.	